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Abstract—A novel approach of equivalent circuit model
extraction is developed for modeling of integrated package and
PCB power distribution networks (PDN). The integrated PDNs
are formulated from a full-wave finite-difference algorithm, and
the resulting matrix equations are converted to equivalent
circuits. The equivalent circuits, as well as the decoupling
capacitors and the attached circuit components, can be analyzed
with a SPICE-like solver in both the time and frequency domains.
The modeling of dielectric loss is also addressed. The method is
used to model three PDN problems including a simple power bus,
a BGA package mounting on a PCB, and a 3-D power bus
structure. The results are compared to either measurement data
or other numerical results. The limitations of the method are also
discussed.

II.

METHODOLOGY OF THE EQUIVALENT CIRCUIT
EXTRACTION
The finite-difference formulation can be applied to
frequency-domain modeling, as well as time-domain modeling
(FDTD). The frequency-domain Maxwell’s equations in the
integral form are,

∫ H ⋅ dl =∫ [( jωε + σ )E + J ]⋅ dS ,
∫ E ⋅ dl = −∫ jωµH ⋅ dS
l
l

(1)

s

and can be discretized using central differences and staggered
spatial grids as,

Keywords—equivalent circuit; power dilivery network; FDTD;
SPICE

Q ( n×m ) l h ,( m×m ) H ( m×1) = jωM ε ,( n×n ) S e, ( n× n ) E ( n×1) .
 T
Q ( m×n ) l e,( n×n ) E ( n×1) = − jωM µ ,( m×m ) S h ,( m× m ) H ( m×1)

I.
INTRODUCTION
A good PDN design is an essential issue to ensure the
performance of high-speed systems. Since full-wave tools are
not computationally efficient, and cannot handle easily active
devices or nonlinear components, SPICE compatible circuit
models of the system-level PDN are desired. Methods of
extracting a circuit model, e.g., cavity model [1], PEEC method
[2], parallel-plate transmission line model [3], etc., are widely
used for PDN analysis. However, the applicability of these
methods to complex structures, e.g., interconnections between
a package and a PCB, is limited by either the large number of
extracted circuit components or the simulation inaccuracy due
to the lumped approximation of complex structures for highspeed design. In this paper, an equivalent circuit model
extraction approach is given [4]. The finite-difference
algorithm is employed to formulate the PDNs, and the resulting
matrix equations are reformulated to derive an equivalent
circuit network, which is SPICE compatible. In Section II, the
formulation of an equivalent circuit extraction based on the
finite-difference algorithm is derived in detail. A 2-D example
is presented. In Section III, the formulation is applied to three
problems, e.g., a simple two-layer power bus, a BGA package
mounted on a PCB, and a 3-D power bus structure, to
investigate the effectiveness and limitations of the proposed
method. In Section IV, the limitations of the method are
discussed. Finally, conclusions are drawn in Section V.
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s

(2)

For simplicity, assume that the computational domain is a
source-free region with only lossless media, and the mesh is
uniform, i.e., all the cells have the same size ( ∆x by
∆y by ∆z ). All the discretized E-field components as well as
the H-field components are collected into one-dimensional
vectors. The discretized H-fields and E-fields loop integral
operators are represented with matrices Q and Q T , respectively.
Q is a highly sparse matrix filled with +1 and -1. For each row
of the matrix, the non-zero elements give the geometry
connection of the cell edges, and the positive and negative
signs indicate that the direction of the related field component
is the same as or opposite to the direction of the loop integral.
The duality of Maxwell’s equations ensures that Q and
th
Q T have a transpose relation. l e ,( n×n ) and l h, (m×m ) are n -order
and mth -order diagonal matrices that give the lengths of the
integral path for all the E-field and H-field components, i.e., the
physical length of the edges of the cells, as
l e ,( n×n ) = diag (∆x, ∆y , ∆z, ∆x, ∆y , ∆z, … , ∆x, ∆y , ∆z ) (3)

l h,( m×m ) = diag (∆x, ∆y , ∆z , ∆x, ∆y , ∆z ,… , ∆x, ∆y , ∆z ) . (4)
The surface integral operators for the E-field components and
H-field components are discretized as diagonal matrices
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In this fashion, the dielectric loss can be represented with
frequency-dependent resistors in parallel with the shunt
capacitors at every node.

Se, ( n×n ) and S h,( m×m) , respectively. Se, ( n×n ) and S h,( m×m) give the
areas of the integral surfaces, which have the form
S e ,( n×n ) = diag(∆y∆z, ∆x∆z, ∆x∆y , ∆y∆z, …, ∆y∆z , ∆x∆z , ∆x∆y ) (5)

A 2-D FDTD model is used as an example to illustrate the
process of generating the equivalent circuit from the derived
equations. The model is shown in Figure 1. The circuit
connections for E-field components, En and Em, are
investigated. For convenience, only the relevant E-field and Hfield components are labeled. Assume that the mesh is uniform
and that all the cells are square with the length of the edge
equal to ∆l . The boundary conditions are set as perfect electric
conductors (PEC), i.e., all the tangential E-Field components
on the boundary are zero.

S h ,( m×m) = diag(∆y∆z, ∆x∆z, ∆x∆y, ∆y∆z , …, ∆y∆z , ∆x∆z, ∆x∆y ) .(6)

Mε and M µ are the diagonal matrices defining the material
properties, which have the form
M ε ,( n×n) = diag(ε 1, x , ε 1, y , ε 1, z , ε 2, x , ε 2, y , ε 2, z ,…, ε n , x , ε n, y , ε n, z ) (7)
M µ ,( m×m ) = diag(µ1, x , µ1, y , µ1, z , µ 2, x , µ 2 , y , µ 2 , z ,…, µ m , x , µ m , y , µ m , z ) . (8)
The vector H ( m×1) from the second equation in (2) can be
solved as
1
(9)
M µ−1,(m×m )S h−1,(m×m ) D T( m×n ) l e ,( n×n ) E( n×1) = H ( m×1) .
jω
By substituting (9) to the first equation in (2), the vector H ( m×1)
is eliminated. The resulting equation is
−

[ jω l

−1
e , ( n× n )

(

M ε , ( n×n ) S e ,( n×n) + Q ( n×m ) jωl h−1, ( m×m ) M µ , ( m×m ) S h ,( m×m )

)

−1

]

Q T(m×n ) l e ,( n×n ) E ( n×1) = 0

(10)

Since the matrix l
M ε ,( n×n ) S e ,( n×n ) has units of capacitance,
−
1
and l h ,( m×m ) M µ ,( m×m ) S h,( m×m ) has the unit of inductance, they are
−1
e ,( n ×n )

renamed as

C = l e−,1( n×n ) M ε ,( n×n ) S e ,( n×n ) = diag(C1, x

L=l

−1
h , ( m× m )

C1, y

M µ ,( m×m ) S h,( m×m) = diag(L1, x

C1, z

L1, y

C 2, x

L1, z

L2, x

) , and

).

Then, (10) can be rewritten as

[ jωC + Q( jωL)

−1

]

QT V = 0 .

Figure 1. Top view of a simplified 2-D example used for illustration of the
equivalent circuit generation for node En and Em.

(11)

A passive equivalent L-C circuit network can be generated
according to (11). The proposed method has the potential to
model not only simple 2-D power bus structures, but also 3D
complex structures, e.g., interconnections between a BGA and
a PCB, etc. The extracted circuit model is a full-wave model
equivalent.

The update equations for En are

H 
1
jωεE n = [− 1 1] n 

∆l
 H n +1 


 E n −3  . (15)

E 

 n−2 

 E n −1 

 jωµ  H n  = − 1 1 1 − 1 − 1 0 0 0  E 
n 
H 

∆l 0 0 0 1 − 1 − 1 1 
 n +1 
 E n +1 




 E n+2 

E 

 n+3 


The dielectric loss can play a significant role on degrading
the signals. For a lossy dielectric media, the dielectric constant
is a complex number, and the imaginary part defines the loss.
The dielectric loss can be modeled as frequency dependant
resistors. Since the real part of the dielectric constant is
associated with a shunt capacitor to ground, the imaginary part
can be associated with a resistor, and the resistance is inversely
proportional to frequency. The capacitor and the resistor are in
parallel. The loss of a dielectric is often given as the loss
tangent as
(12)
ε = ε ′ − jε ′′ = ε ′ − jε ′ tan δ .

The KCL equation for voltage at node n can be obtained by
substituting one equation into another to eliminate the H-filed
vector as
Vn −3 
V 
 n −2 
, (16)
Vn−1 


−1
jωCVn + ( jωL) [− 1 − 1 1 2 − 1 − 1 1] Vn  = 0
Vn +1 


Vn +2 
V 
 n+3 

With (12), (11) can be rewritten as

[ jωC + R

−1

]

+ D( jωL ) −1 DT V = 0 ,

(13)

where R is defined as
R=

1

ω

 ∆y∆z
∆y
∆z
∆x
diag
 ε tanδ∆x ε tanδ∆x∆z ε tanδ∆x∆y ε tanδ∆y∆z
1, y
1, z
2, x
 1, x
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 (14)
.
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represent boundary nodes that have a capacitor in parallel with
an inductor to the ground according to the formulations.

where Vn+ j = En+ j ∆l , j = −3, − 2,..., 2, 3 , C = ε∆l , and L = µ∆l .
Equation (16) can be further rewritten as
 Vn

1 
jωCVn +
jω  Vn



− Vn−3 Vn − Vn−2 Vn − Vn−1
+
+
−L
L
L
− Vn+1 Vn − Vn+2 Vn − Vn+3
+
+
L
L
−L

The equivalent circuit for a 3D FDTD model, as shown in
Figure 3, can be extracted in the same fashion. The KCL
equation is derived as


+
 = 0 . (17)




V y 2 − Vx1 V y 2 − Vx 2 V y 2 − Vx3 V y 2 − Vx 4 
+
+
+


− Lz
Lz
Lz
 − Lz

.(19)
1  V y 2 − Vz1 V y 2 − Vz 2 V y 2 − Vz 3 V y 2 − Vz 4 
+
+
+
jωC yVy 2 +
+
=0
− Lx
− Lx 
jω 
Lx
Lx
 V y 2 − Vy1 V y 2 − V y 3 V y 2 − Vy 4 V y 2 − Vy 5 
+
+
+
+


Lx
Lx
Lz
Lz 

The circuit can be generated according to (17), as shown in
Figure 2 (a).

The detailed equation derivation is omitted here. Note that all
the inductors in the equivalent circuit are uncoupled according
to the formulations. However, a portion of inductors have
negative values, as marked with –L in the figure.

(a) Node Vn

(b) Boundary node Vm

Figure 3. 3-D equivalent circuit for voltage node Vy2.
(c) The schematic representation of the entire equivalent circuit

III.

NUMERICAL SIMULATIONS AND EXPERIMENTAL
VALIDATIONS
The proposed method was applied to three structures to
assess its effectiveness and limitations.

Figure 2. 2-D equivalent circuit for, (a) node Vn , (b) boundary node Vm, and
(c) the schematic representation of the entire equivalent circuit.

For nodes adjacent to the PEC boundary, e.g., Em in this
case, the KCL equation can be derived as

A. Application to simple power bus structures
The proposed method is well-suited for power bus
modeling. Figure 4 shows a typical two-layer power bus
structure. TABLE I gives the model geometries, parameters of
the dielectric material, and the port locations. The two parallel
sheets were modeled as PECs. Perfect magnetic conductor
boundary conditions were applied to the four vertical boundary
surfaces. For simplicity, the whole structure was discretized as
identical cubic cells, and only one layer of cells was used to
model the dielectric. The dimension of the discretized cells is
2 mm by 2 mm by 2 mm. Based on the proposed method, the
extracted equivalent circuit contains 546 nodes and 2137
elements of R, L, and C. To eliminate inductor loops, a smallvalue dummy resistor is added to each inductor branch.

1  Vm − Vm− 2 Vm − Vm−1 Vm − Vm+1 Vm 
jωCVm +
+
+
+  = 0 . (18)

jω 
L
L
L 
−L

The equivalent circuit is shown in Figure 2 (b). Note that the
tangential E-field components, e.g., Em −3 , E m+ 2 and Em +3 are
zero due to the PEC boundary conditions. In this circuit, there
is one inductor connected to the ground due to the PEC
boundary conditions, which corresponds to the term Vm in
L

(18). The entire equivalent circuit of this problem is shown in
Figure 2 (c). For simplicity, the elements on the circuit
branches are omitted. The highlighted parts of the network
represent the circuit connections of the node Vn and the
boundary node Vm. Eight bold dots at the four boundary corners

1-4244-0293-X/06/$20.00 (c)2006 IEEE
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1.2
1
0.8
Voltage [V]

ε r , tan δ
Figure 4. Schematic of a two-layer power bus structure modeled with the
proposed FDTD-SPICE method.

0.6
Excitation
Cavity model
FDTD-SPICE

0.4

TABLE I.

PARAMETERS OF THE POWER BUS
Port location (cm)

Conductor plane
(cm)

Port 1

0.2

Dielectric
properties

Port 2

L

W

H

x1

y1

x2

y2

εr

tan δ

5.2

4.2

0.2

2.1

1.1

3.1

2.1

4.2

0.02

0

0

5

10
Time [nS]

15

20

Figure 6. Comparison of the step response at Port 1 up to 20 ns simulated with
the cavity model method and the FDTD-SPICE algorithm.

The result of the transfer impedance between Port 1 and
Port 2 is compared to the result from the cavity model using 20
by 20 modes, as shown in Figure 5. The solver time using
HSPICE for 200 frequency points is less than five seconds,
which is also comparable to the cavity model. Good agreement
is achieved up to 5 GHz. At high frequencies, there is a small
frequency shift at the resonances, which is probably related to
the numerical dispersion caused by the spatial discretization of
the FDTD model. A step response at Port 1 was performed
using the equivalent circuits extracted with the cavity model
and the FDTD-SPICE method.

The top layer is for signal routing and power/ground rings, and
bottom layer is for soldering balls. The second layer and the
third layer are ground and power planes, respectively, with a
0.15mm BT substrate. The PDN of the BGA package is
electrically connected with that of the PCB by 16 pairs of
solder balls. To evaluate the impedance characteristics of the
power distribution system, S21 was measured and simulated at
the locations of Port 1 and Port 2, as shown in Figure 7. The
measurement was performed with a vector network analyzer
(HP8510C) from 50 MHz to 5 GHz along with a Cascade
Microtech probe station.

Transfer Impedance Between Port One and Port Two
100
Cavity Model
FDFD-Spice

80

Z12 [dBΩ]

60

40

20

0

-20

-40

0

0.5

1

1.5

2

2.5

3

Frequency [Hz]

3.5

4

4.5

5
9

x 10

Figure 5. Comparison of the transfer impedance between Port 1 and Port 2
simulated with the cavity model method and the FDTD-SPICE algorithm.

B. Application to package/PCB PDN interactions
The proposed method was further extended to simulate the
interactions between the power delivery networks of a BGA
package mounted on a PCB. The geometry detail of the
measurement setup is shown in Figure 7. The two-layer PCB
is 10 cm × 8 cm with a BT substrate of 0.7 mm thickness.
The BGA package consists of four copper layers with a BT
substrate, and the dimensions of 27 mm × 27 mm.

1-4244-0293-X/06/$20.00 (c)2006 IEEE

Figure 7. Geometry of the BGA package mounted on the PCB, (a) top view
and (b) side view.
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The comparison of the measurement and simulation
results is shown in Figure 8. For the present model, the
package and PCB PDNs were modeled as 2-D power buses,
and the equivalent circuits of the package and PCB PDNs
were extracted with the proposed FDTD-SPICE method. The
interconnecting solder balls and vias were approximated with
lumped inductors for simplicity. Up to 2GHz, there is a
general good agreement between the measurement and
simulation results.

ε r , tan δ
ε r , tan δ

0
Measurement
FDTD-SPICE

-10

|S21| [dB]

-20
-30
-40
-50
-60
-70

0

500

1000
Frequency [MHz]

1500

2000

Figure 8. Comparison of the simulation result and the measurement result.

C. Applocation to 3D power bus structures
A simple 3-D power bus structure, as shown in Figure 9,
was used to evaluate the capability and limitations of the
FDTD-SPICE on the modeling of 3D structures. The structure
consists of three metallic sheets. There is a 2 cm by 2 cm hole
on the second metallic sheet, so there is signal coupling
between the top and bottom cavities. Two ports were defined as
shown in the figure. The input impedance at Port 1, and the
transfer impedance between Port 1 and Port 2 were simulated
and compared with 3-D full-wave simulation results.

Figure 9. Schematic of a 3-D test structure, (a) perspective view, (b) side
view, and (c) top view.

60

|Z11| [dB Ω ]

40

Figure 10 shows the comparison of the input impedance
simulated with the FDTD-SPICE method and a commercial
FEM solver. From 50 MHz to 5GHz, the result from the
FDTD-SPICE method matches with the FEM results very well.
However, below 50 MHz, the FDTD-SPICE results
demonstrate a second-order inductive behavior instead of a
capacitive behavior, as shown in the figure at the lower-right
corner of Figure 10. The reason for this discrepancy is that with
PEC boundary conditions, the equivalent circuit has inductors
connected to the ground. At DC, they form a short circuit. The
details will be discussed in the next section.
Figure 11
compares the transfer impedance between Port 1 and Port 2
simulated with the FDTD-SPICE method and the FEM solver.
A general good match can be seen below 3.5 GHz. Beyond 3.5
GHz, there is a significant frequency shift between two curves.
The reasons may be that the mesh around the hole edges at the
second metallic sheet is not sufficient to account for the rapid
field variations at high frequency. Moreover, the mesh
dimension in the z-direction is 2 mm, which is also not
sufficient especially around the hole-region. Again, the low
frequency behavior is incorrect as cited above.
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Figure 10. Comparison of the input impedance at Port 1 simulated with the
FDTD-SPICE method and commerecial FEM solver.
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inductors have the same values but opposite signs, they
effectively cancel each other, which is the case for 2-D power
buses. So for the 2-D example shown in Section II, although
there are two PECs at top and bottom, there are not inductors
connected to the ground in parallel.

60
FEM
FDTD-SPICE

40

|Z21| [dB Ω ]

20

The number of elements easily handled by a SPICE solver
also limits the usage of the FDTD-SPICE method. A full-wave
electromagnetic field solver can easily handle millions of
electric and magnetic field components, but it is very difficult
for a SPICE solver to manipulate a circuit with more than
100,000 elements due to the large size of the resulting matrix.
However, with the help of non-uniform meshing techniques,
this problem can be minimized to some extent. Moreover, the
proposed method can also benefit significantly from model
order reduction techniques.

0
-20
-40
-60

0

1000

2000
3000
Frequency [MHz]

4000

5000

The negative inductor, which is inevitable due to the
formulation, may cause instability problems in the time-domain
simulations as well.

Figure 11. Comparison of the transfer impedance between Port 1 and Port 2
simulated with the FDTD-SPICE method and commerecial FEM solver.

V.

IV. DISCUSSION
Theoretically the proposed method is suitable for any
problems that a full-wave FDTD solver can handle. But
practically this is not true because of referencing issues when
converting full-wave problems into equivalent circuit
problems, the limitations of a SPICE solver, etc.

The proposed FDTD-SPICE method can be used to extract
the equivalent circuits of complex 3-D structures with a fullwave finite-difference formulation. This method allows users to
analyze complex power delivery networks with a SPICE solver
at a full-wave equivalent accuracy. Three power delivery
network structures were modeled to validate the formulation.
Good agreement was achieved between the FDTD-SPICE
method, full-wave simulation results, and measurements. The
limitations of the method were also discussed. Further work is
needed to tackle these limitations.

A referencing problem occurs during the conversion of the
3-D electromagnetic models into equivalent circuit models with
PEC boundary conditions for the proposed FDTD-SPICE
method. 3-D electromagnetic models take the infinity as the
zero potential or ground reference. Since the tangential E-field
components are zero with PEC boundary conditions,
practically the FDTD-SPICE treats the PEC as the zero
potential, which is not correct. The consequence is that if an
inductor connects two adjacent E-field nodes, but one E-field
node vanishes because of PEC boundary conditions, then the
inductor connects the other E-field node to the ground. This
referencing problem leads to incorrect simulation results at low
frequencies as shown in the previous section. The formulation
with PEC boundary conditions and the resulting equivalent
circuit for a 2-D example are shown in Section II. The
referencing problem for a 3-D structure can be illustrated with
Figure 3. Suppose the top and bottom planes are PECs, then
E y1 and E y 3 are zero. Two inductors that connect E y 2 to E y1

[1]

[2]

[3]

[4]

and E y 3 now connect E y 2 to the ground in parallel. If the two

1-4244-0293-X/06/$20.00 (c)2006 IEEE
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